A Short Term Analogue Memory by Shah, Peter Jivan
  
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
  
General rights 
Copyright and moral rights for the publications made accessible in the public portal are retained by the authors and/or other copyright owners 
and it is a condition of accessing publications that users recognise and abide by the legal requirements associated with these rights. 
 
• Users may download and print one copy of any publication from the public portal for the purpose of private study or research. 
• You may not further distribute the material or use it for any profit-making activity or commercial gain 
• You may freely distribute the URL identifying the publication in the public portal  
 
If you believe that this document breaches copyright please contact us providing details, and we will remove access to the work immediately 
and investigate your claim. 
   
 
Downloaded from orbit.dtu.dk on: Dec 17, 2017
A Short Term Analogue Memory
Shah, Peter Jivan
Published in:
Proceedings of the 18th European Solid-State Circuits Conference
Publication date:
1992
Document Version
Publisher's PDF, also known as Version of record
Link back to DTU Orbit
Citation (APA):
Shah, P. J. (1992). A Short Term Analogue Memory. In Proceedings of the 18th European Solid-State Circuits
Conference (pp. 127-130). IEEE.
A Short Term Analogue Memory
Peter Shah
Electronics Institute
Building 349
Technical University of Denmark
2800 Lyngby
DENMARK
Abstract
A short term analogue memory is described. It is based on a well-known sample-hold topology in which leakage
currents have been minimized partly by circuit design and partly by layout techniques. Measurements on a test chip
implemented in a standard 2.4 micron analogue CMOS process show a droop rate of 0.075mV per second with a
lpF hold capacitor. This is equivalent to a retention time of approximately 1 Vi minute with 10 bits accuracy, assu¬
ming a full scale of +/- 3.5V. It is expected that this can be improved by more than an order of magnitude by
improving the layout of the hold capacitor. Thus hold times of several hours should be achievable with moderate
capacitance values.
Introduction
In a number of analogue memory applications the stored value need not be kept indefinitely, but only "for a long time".
E.g in extremely low frequency signal processing a memory element is used for creating long but not infinite time
delays, and in real-time learning neural networks the synapse weights need to be stored for a definite period only, since
they are updated from time to time by the learning algorithm [1, chapter 8]. On the other hand, the resolution of the
weights turns out to be very important in the networks investigated in [2] a resolution of more than 8 bits was found
necessary. Therefore analogue "dynamic RAMs", i.e. memories based on continually refreshing a stored quantized
voltage, may not be adequate at present these can only achieve around 5 bits resolution although 8 bits is deemed
possible in the near future [3]. The other alternative, analogue EEPROM-like cells [4] also has some disadvantages: It
usually requires special processing steps, high voltages, and long programming sequences.
The circuit proposed in this article is based on the "standard" sample-hold circuit shown in Figure 2, in which hold times
long enough to qualify the term "analogue memory" are achieved by minimizing the leakage currents. Also, the circuit
is non-quantizing by nature and can therefore, in principle, achieve infinite resolution.
Eliminating leakage currents
The various leakage paths are illustrated in Figure 1. A large part of the leakage current due to generation of electron-
hole pairs stems from surface phenomena [5, p. 55] such as crystal faults and dislocations etc. which serve as
generation/recombination centres. At the interface between the junction and field oxide, indicated by the dotted circle
in Figure 1, these phenomena are particularly pronounced because the field oxide is of much poorer quality than the gate
oxide. Therefore it would be desirable to have the junction entirely surrounded by high-quality gate oxide which is
achieved by using the circular transistor structure shown in Figure 3. Since the junction is now no longer adjacent to
field oxide it cannot be part of a field transistor, and thereby another important leakage path is eliminated, viz. the
subthreshold current through the parasitic field transistors.
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Figure 3 also shows how the junction leakage is suppressed the transistor is placed in an N-well biased at the same
potential as the transistor source. Thus the source-well diode is biased with zero voltage and consequently the current
must also be zero. Unfortunately this method is very sensitive to offset voltages in the voltage follower. This is seen
from the equation for the current ¡D through the diode:
lD=ls{ev*lv*-\)
Is is the saturation current and Vtk.kT/q.2S.9mV is the thermal voltage. To obtain any reasonable leakage current
reduction Vofs has to be much smaller than Vth, e.g. a leakage reduction of a factor of 10 allows only 2.5mV offset.
Finally there exists a leakage current through the capacitor which will be discussed later.
Voltage follower and switch design
The voltage follower is implemented using a standard two-stage operational amplifier [6, p. 485] and the low offset is
obtained partly by using a common centroid inter-digitated structure for the input differential pair and partly by
dimensioning the transconductance of the active load transistors to be much less than that of the input transistors.
Thereby the input offset is essentially reduced to the threshold voltage mismatch between the two input transistors. In
addition, a possibility for external offset adjustment has been added. The high DC gain (> lOOdB) was obtained simply
by using low bias currents and the gain-bandwidth was designed to be approximately 500kHz.
The schematic of the entire sample-hold circuit is shown in Figure 4. Here, also, the switch has been expanded
somewhat to take care of the subthreshold leak current through the switch transistor. When the circuit is in hold mode
the complementary switch M4/M5 is on so that the voltage across the circular transistor Ml is zero and hence also the
current through it. Of course the output of the operational amplifier must be isolated from the input voltage; this is
ensured by the complementary switch M2/M3.
The switch circuit is potentially latchup sensitive because the source-well and drain-well diodes may be momentarily
forward-biased during switching transients etc. Therefore it is advisable to surround the well with a substrate guard ring.
Experimental results
The circuit is realized in a standard 2.4¿im double metal, double poly, N-well, CMOS process, see chip photo in
Figure 6. The hold capacitor CH is a double-poly capacitor of lpF and the supply voltages are +/-5V.
For the sake of comparison a standard sample-hold circuit (the basic circuit shown in Figure 2) with the same capacitor
value was also put on the chip. In stead of the single transistor shown in the figure, a complementary switch with twice
minimum-size rectangular transistors was used.
The measured results are summarized below:
OPAMP gain-bandwidth 450kHz
OPAMP offset (without external compensation) 0.7mV
Analogue memory droop rate with offset compensation 4.5mV/minute
Analogue memory droop rate without offset compensation 4.6mV/minutc
Analogue memory hold step 275mV
Standard sample-hold circuit droop rate 42mV/minute
Standard sample-hold circuit hold step 56mV
Possible improvements
Figure 7 shows how the held voltages vary with time. The curves show that an offset of 16mV is needed to achieve
approximately zero droop rate. So, the hereby induced junction leakage current cancels another significant leakage path
which must either be through the capacitor or due to the generation current. The latter is rejected by exposing the chip
to a very slight amount of light, thereby artificially increasing the generation current. This actually improves the droop
rate, indicating that the main leakage path surprisingly must be the one through the capacitor.
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In the present design the capacitor consists of two staggered poly plates which, as shown in the cross-section in Figure 5,
gives a substantial region of oxide thinning and convergent field patterns. Both lead to much increased electrical field
strength and hence promote leakage. Fortunately, the problem can be solved easily by having the top plate lying
completely within the bottom plate. Further improvement may be gained by implementing the capacitor as a MOS gate
since the thin oxide then is grown at high temperature from mono-crystalline silicon and therefore of higher quality than
the poly-silicon based lower-temperature oxide of a double-poly capacitor. So, a great improvement of the retention time
should be obtainable by redesigning the capacitor.
In contrast, the standard sample-hold circuit will not benefit much from a capacitor redesign since the capacitor leakage
obviously must be the same in the two circuits and consequently only constitutes a minor part of the total leakage in the
standard sample-hold circuit.
Conclusion
Even with the inexpedient layout of the hold capacitor in the present design, it is evident that the techniques applied in
the analogue memory circuit have substantially improved the retention characteristics of the standard sample-hold circuit.
Further dramatic improvement should be obtainable by a simple redesign of the capacitor, hereby solving the all-
overshadowing capacitor leakage problem. The retention period will then be directly proportional to the hold capacitor
size, and it should be possible to achieve the very long retention times mentioned in the abstract within realistic capacitor
sizes.
Unfortunately the hold step of the analogue memory is somewhat larger than that of the standard sample-hold circuit.
This is because of the rather large gate area of the circular switch transistor. It is possible to reduce this to half the value
by using minimum length for the transistor in stead of the twice minimum length used on the test chip. Also, increasing
the hold capacitor size will help. Alternatively a dummy switch transistor can be introduced along the lines described
in [7, p. 95] or an algorithmic approach could be used. In any event, this remains a problem to be solved.
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Figure 1 Cross section of the switch transistor with leakage paths.
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Figure 2 Basic sample-hold circuit.
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Figure 3 Circular switch transistor
structure with suppression of junc¬
tion leakage by zero-biasing the
source-well diode.
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Figure 4 Schematic of the analogue memory.
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Figure 5 Cross-section of capacitor layout
in the present design.
Figure 6 Chip photo. Figure 7 Measured droop versus time in (a) analo¬
gue memory with external offset compensation, (b)
without compensation, (c) with 16mV offset, and (d)
standard sample-hold circuit. Notice the different
scale on (d).
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